We’re looking for an IP Subsystem Design and Application Engineer to join the team. Does this sound like a good role for you?
This role involves developing and verifying integrated Interface IP Subsystems. Additionally, you’d:
Create design and verification specifications
Determine architecture, logic, test bench designs, and test cases
Define module interfaces and formats
Evaluate and exercise various aspects of the development flow which may include such items as RTL development, functional simulation, constraint development, design for test logic, synthesis, timing and power analysis, and verification coverage metrics
Key Qualifications:
Bachelor’s and/or master’s degree in electrical and/or Electronic Engineering, Computer Engineering or Computer Science
Minimum 3 years of IP and/or ASIC Design/Verification/Applications experience required
Hands-on experience in RTL coding, verification, synthesis, static timing analysis, equivalence check, etc.
Domain understanding of interface standards: PCIe, USB, Ethernet or DDR
Good communication skills while interacting with internal teams and customers
Preferred Experience:
Experience in Design Compiler, Fusion Compiler, Spyglass or VC
Experience in UVM methodology, DesignWare Cores, TCL, Perl, Python, or other shell sc
Our Silicon IP business is all about integrating more capabilities into an SoC—faster. We offer the world’s broadest portfolio of silicon IP—predesigned blocks of logic, memory, interfaces, analog, security, and em
Copyright C 2003~2023 All Rights Reserved 版权所有 eetop 京ICP备2021015159号-1
地址:北京市朝阳区将台路5号院1号楼2层2010室 EMAIL:wangtingting@eetop.com.cn
Powered by PHPYun.