Job Desc
· Work with analog and ASIC design team for new product development;
· Work closely with layout designer for layout implementation
· Verification of performance requirements using appropriate simulation and verification tools.
· Support test & product team with chip debugging, failure analysis, characterizations and product release efforts.
Qualification Requirements
· Master degree or above in EE or related field;
· 8 years of experience On analog IC design area; experience of 40nm or 28nm process preferred,
Familiarwith details of product development: design method, design process, CADtool, design for test, physical design, system application;
Strongexperience in DDR or high speed projects design, such as SerDes, HDMI, USB3, PHY and etc.
Experiencein high speed IOs design (Equalizers, Drivers, etc.) or PLL is a plus
Familiarwith CAD tools, such as schematic capture, SPICE simulator (or equivalenttransistor level circuit simulator), Virtuoso and Matlab system building;
Understandingof CMOS process technologies and device physics;
Goodlanguage and communication skills in English for both spoken and written;
Highlyorganized and self-motivated;
· Ability to work well with teammates (locally or remotely) in a fast-paced professional environment.
Copyright C 2003~2023 All Rights Reserved 版权所有 eetop 京ICP备2021015159号-1
地址:北京市朝阳区将台路5号院1号楼2层2010室 EMAIL:wangtingting@eetop.com.cn
Powered by PHPYun.